Logo
Explore Help
Register Sign In
github/ROCm
1
1
Fork 0
You've already forked ROCm
mirror of https://github.com/ROCm/ROCm.git synced 2026-02-21 03:00:39 -05:00
Code Issues Packages Projects Releases Wiki Activity
Files
cba7abd682a204eb720be3ba82fcd078b012c043
ROCm/test
History
Thomas Raoux cba7abd682 [BACKEND] Remove ttg.cmp and ttg.select and replace by arith op (#2526)
Now that the bug related to attribute is fixed in MLIR we can use arith
ops for cmp and select ops.
2023-10-23 19:35:46 -07:00
..
Analysis
[BACKEND] Remove ttg.cmp and ttg.select and replace by arith op (#2526)
2023-10-23 19:35:46 -07:00
Conversion
[BACKEND] Remove ttg.cmp and ttg.select and replace by arith op (#2526)
2023-10-23 19:35:46 -07:00
lib
upgrade llvm to b1115f8c (NFC) (#2403)
2023-10-16 16:38:49 -07:00
LLVMIR
[BACKEND] Add LLVM pre-processing pass to break struct types (#2285)
2023-09-13 10:03:29 -07:00
NVGPU
upgrade llvm to b1115f8c (NFC) (#2403)
2023-10-16 16:38:49 -07:00
Triton
[BACKEND] Remove ttg.cmp and ttg.select and replace by arith op (#2526)
2023-10-23 19:35:46 -07:00
TritonGPU
[BACKEND] Remove ttg.cmp and ttg.select and replace by arith op (#2526)
2023-10-23 19:35:46 -07:00
TritonNvidiaGPU
[BACKEND] Remove ttg.cmp and ttg.select and replace by arith op (#2526)
2023-10-23 19:35:46 -07:00
CMakeLists.txt
[TESTS] Now using downloaded FileCheck directly without copying it (#1293)
2023-03-07 09:11:08 -08:00
lit.cfg.py
[BACKEND] Add LLVM pre-processing pass to break struct types (#2285)
2023-09-13 10:03:29 -07:00
lit.site.cfg.py.in
Merge triton-mlir branch - Complete rewrite of the backend from scratch (#1004)
2022-12-21 01:30:50 -08:00
Powered by Gitea Version: 1.25.3 Page: 72ms Template: 2ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API