Files
tinygrad/test
chenyu bfab03288d fix HALF=1 in test_speed_v_torch (#7642)
* fix HALF=1 in test_speed_v_torch

"operation cache defeats" adds 1 to all arg, which were centered around 0. adding 1 makes big matmul and matvec go inf.

fixed by subtract 1 after and bumpped tolerance for half input

* bigger tol for BIG=2, update CI too

* bigger tol
2024-11-11 14:29:37 -05:00
..
2020-12-15 23:44:08 -08:00
2024-11-11 20:18:04 +08:00
2024-09-25 17:45:13 +08:00
2024-11-03 11:26:10 +08:00
2024-07-12 20:43:36 -07:00
2024-10-29 14:01:44 +08:00
2024-10-06 14:46:58 -04:00
2024-10-30 12:50:15 +08:00
2024-11-03 11:26:10 +08:00
2024-11-11 10:00:18 +08:00
2023-12-07 17:07:05 -08:00
2024-05-15 23:46:08 +03:00
2024-10-12 22:36:24 +08:00
2024-10-12 18:20:44 +08:00
2024-11-05 11:35:15 -05:00
2024-10-12 18:20:44 +08:00
2024-10-12 18:20:44 +08:00
2024-11-04 15:02:41 +08:00
2024-11-05 11:35:15 -05:00
2024-11-05 11:35:15 -05:00
2024-11-03 11:26:10 +08:00