53 Commits

This Branch

This Branch

All Branches

Author	SHA1	Message	Date
Andrew Morris	ebd7bf49fe	Get addition working	2022-05-01 11:03:51 +10:00
Andrew Morris	ed748cbd70	vs_value	2022-05-01 10:47:20 +10:00
Andrew Morris	f6f8c435e1	Add concept code for thread	2022-04-30 14:58:25 +10:00
Andrew Morris	0b729f0168	Add stub for virtual_machine	2022-04-28 20:23:26 +10:00
Andrew Morris	a7f1843994	cli stub for vstc run	2022-04-28 19:57:48 +10:00
Andrew Morris	125a4885ad	Replace write_unresolved_definition	2022-04-27 23:14:50 +10:00
Andrew Morris	c3895f164e	Implement labels	2022-04-27 23:12:52 +10:00
Andrew Morris	371f934a18	LocationMap	2022-04-27 22:08:52 +10:00
Andrew Morris	a031d046ff	Prefer usize	2022-04-27 21:51:34 +10:00
Andrew Morris	3cd3e6f946	AssemblerFnData	2022-04-27 21:43:39 +10:00
Andrew Morris	6062e13022	Fix object commas	2022-04-26 23:02:29 +10:00
Andrew Morris	9d78681bf6	Allow definitions to be any value	2022-04-26 22:50:08 +10:00
Andrew Morris	3392c96114	Add strings and objects	2022-04-26 22:48:18 +10:00
Andrew Morris	1e60b88cf4	Update bytecode example	2022-04-26 21:33:19 +10:00
Andrew Morris	e910f66475	Fill in unresolved definitions	2022-04-26 21:28:39 +10:00
Andrew Morris	b9cf50f6f4	Implement register mapping	2022-04-26 18:42:44 +10:00
Andrew Morris	676ad28cc0	Use ff for ignore register	2022-04-26 18:12:46 +10:00
Andrew Morris	93478875ba	Remove debug logs	2022-04-26 17:55:12 +10:00
Andrew Morris	c1c7084a1a	Write instructions	2022-04-26 17:47:52 +10:00
Andrew Morris	0c546de59d	Update sample annotated bytecode for array=0x09	2022-04-26 17:45:00 +10:00
Andrew Morris	66a1e4afee	assemble_number and values that use keywords	2022-04-26 17:37:59 +10:00
Andrew Morris	0d8eda237b	wip assembling instructions	2022-04-26 16:53:16 +10:00
Andrew Morris	b0e4a13602	get_instruction_layout	2022-04-26 16:14:53 +10:00
Andrew Morris	a791329f51	Refactor to object oriented assembler	2022-04-26 15:47:48 +10:00
Andrew Morris	44a8aa80c8	Assemble a complete example (skipping most of it)	2022-04-26 15:00:13 +10:00
Andrew Morris	3a2d2f5821	Fix compiler errors that didn't show in vs code hmph	2022-04-26 13:00:15 +10:00
Andrew Morris	a7a2d71383	parse_instruction_word	2022-04-26 12:47:21 +10:00
Andrew Morris	6d2b4e116f	Set up assemble stub	2022-04-26 11:35:30 +10:00
Andrew Morris	e47690b83f	Implement help for vstc assemble	2022-04-26 11:11:53 +10:00
Andrew Morris	c9655617fc	vsasm -> vsm	2022-04-26 11:10:02 +10:00
Andrew Morris	dd62bba31a	Add assembler stub	2022-04-26 10:58:38 +10:00
Andrew Morris	ffc5f4709d	Implement vstc help	2022-04-26 10:23:11 +10:00
Andrew Morris	a6fa3200a9	Add vstc stub	2022-04-26 10:10:38 +10:00
Andrew Morris	6b7eb5b2f5	Fix colon placement	2022-04-26 09:38:44 +10:00
Andrew Morris	37a731313e	Notes on pointers	2022-04-26 09:34:25 +10:00
Andrew Morris	856d56fe06	Rename ir to asm	2022-04-25 18:27:11 +10:00
Andrew Morris	e35fa6b1a6	Add some bytecode examples	2022-04-25 15:41:48 +10:00
Andrew Morris	997267634c	Add vstc concept	2022-04-25 15:22:36 +10:00
Andrew Morris	01638c58b8	Add actual binary sample compilation output for eg1	2022-04-25 14:40:57 +10:00
Andrew Morris	c6ee58b209	Fix register count	2022-04-25 14:23:17 +10:00
Andrew Morris	c056b5a78d	Add bytecode example	2022-04-25 14:19:52 +10:00
Andrew Morris	887b900559	Use op+ syntax for all operator-based instructions	2022-04-25 12:08:44 +10:00
Andrew Morris	e95e945468	Multiple changes ... - Simplify call by making it vanilla (no %this output), add apply - Change top-level definitions to always use `@name =` syntax	2022-04-25 11:26:08 +10:00
Andrew Morris	2eedfa745a	Add some ir examples	2022-04-24 16:14:49 +10:00
Andrew Morris	225175dc57	Add client.js concept code	2022-04-20 16:46:09 +10:00
Andrew Morris	682feefd41	Add .call example	2022-04-20 14:55:37 +10:00
Andrew Morris	b041614204	Use EsVersion	2022-04-20 11:03:58 +10:00
Andrew Morris	eeddc58660	Get an actual ast	2022-04-20 10:59:46 +10:00
Andrew Morris	985ae0bfd7	Run typescript lexer example	2022-04-19 22:11:35 +10:00
Andrew Morris	85dcb9a690	Add swc_ecma_parser, use snake_case for crate name	2022-04-19 21:57:28 +10:00